JPS6234452Y2 - - Google Patents

Info

Publication number
JPS6234452Y2
JPS6234452Y2 JP6424882U JP6424882U JPS6234452Y2 JP S6234452 Y2 JPS6234452 Y2 JP S6234452Y2 JP 6424882 U JP6424882 U JP 6424882U JP 6424882 U JP6424882 U JP 6424882U JP S6234452 Y2 JPS6234452 Y2 JP S6234452Y2
Authority
JP
Japan
Prior art keywords
lead frame
semiconductor device
pellet
metal
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP6424882U
Other languages
English (en)
Japanese (ja)
Other versions
JPS58166051U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP6424882U priority Critical patent/JPS58166051U/ja
Publication of JPS58166051U publication Critical patent/JPS58166051U/ja
Application granted granted Critical
Publication of JPS6234452Y2 publication Critical patent/JPS6234452Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP6424882U 1982-04-30 1982-04-30 半導体装置 Granted JPS58166051U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6424882U JPS58166051U (ja) 1982-04-30 1982-04-30 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6424882U JPS58166051U (ja) 1982-04-30 1982-04-30 半導体装置

Publications (2)

Publication Number Publication Date
JPS58166051U JPS58166051U (ja) 1983-11-05
JPS6234452Y2 true JPS6234452Y2 (en]) 1987-09-02

Family

ID=30074288

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6424882U Granted JPS58166051U (ja) 1982-04-30 1982-04-30 半導体装置

Country Status (1)

Country Link
JP (1) JPS58166051U (en])

Also Published As

Publication number Publication date
JPS58166051U (ja) 1983-11-05

Similar Documents

Publication Publication Date Title
JPH08213536A (ja) パッケージの一面に露出した半導体ダイ取付けパッドを有するダウンセットされたリードフレームおよびその製造方法
JPH06209054A (ja) 半導体装置
US6841865B2 (en) Semiconductor device having clips for connecting to external elements
US4314270A (en) Hybrid thick film integrated circuit heat dissipating and grounding assembly
JP2905609B2 (ja) 樹脂封止型半導体装置
JPS6234452Y2 (en])
JPH04174547A (ja) 表面実装型電力用半導体装置
JP2564771B2 (ja) 放熱板付き半導体装置及びその製造方法
JPS61198658A (ja) 樹脂封止型半導体装置
JP3855941B2 (ja) 凸型ヒートシンク付き半導体装置の製造方法
JPH0522391B2 (en])
JPH08236679A (ja) 半導体装置用リードフレーム
JPS635250Y2 (en])
JPH0831986A (ja) 放熱板付半導体装置
JPS60206673A (ja) サ−マルヘツド
JPS6056309B2 (ja) リ−ドフレ−ムおよびその製造方法
JPS5918685Y2 (ja) 混成厚膜集積回路装置
JPS6023974Y2 (ja) 半導体装置
JPS5812455Y2 (ja) 半導体装置用リ−ドフレ−ム
JPS5827345A (ja) レジンモ−ルド半導体装置
JPS59208765A (ja) 半導体装置用パツケ−ジ
JPH041502B2 (en])
JPH0897346A (ja) 半導体装置
JPH03238851A (ja) 大電力絶縁樹脂封止型半導体装置
JPS6057654A (ja) 樹脂封止形半導体装置